


Edge-AI (Hardware)

Luis Piñuel


ArTeCS - UCM

Fully-Connected (FC) Layer

- Matrix-Vector Multiply:
 - Multiply all inputs in all channels by a weight and sum



Convolution (CONV) Layer



Convolution (CONV) Layer

Filter Input Fmap Output Fmap

$$\begin{bmatrix} 1 & 2 \\ 3 & 4 \end{bmatrix} * \begin{bmatrix} 1 & 2 & 3 \\ 4 & 5 & 6 \\ 7 & 8 & 9 \end{bmatrix} = \begin{bmatrix} 1 & 2 \\ 3 & 4 \end{bmatrix}$$

Convolution:



Flattened

$$\begin{bmatrix} 1 & 2 & 3 & 4 \end{bmatrix} \bullet \begin{bmatrix} 1 \\ 2 \\ 4 \\ 5 \end{bmatrix} = \begin{bmatrix} 1 & & & \end{bmatrix} \quad \begin{bmatrix} 1 & 2 & 3 & 4 \end{bmatrix} \bullet \begin{bmatrix} 2 \\ 3 \\ 5 \\ 6 \end{bmatrix} = \begin{bmatrix} & 2 & & \end{bmatrix} \quad \dots$$

Convolution (CONV) Layer

Filter Input Fmap Output Fmap

$$\begin{bmatrix} 1 & 2 \\ 3 & 4 \end{bmatrix} * \begin{bmatrix} 1 & 2 & 3 \\ 4 & 5 & 6 \\ 7 & 8 & 9 \end{bmatrix} = \begin{bmatrix} 1 & 2 \\ 3 & 4 \end{bmatrix}$$

Convolution:




Matrix Multiply (by Toeplitz Matrix)

$$\begin{bmatrix} 1 & 2 & 3 & 4 \end{bmatrix} \times \begin{bmatrix} 1 & 2 & 4 & 5 \\ 2 & 3 & 5 & 6 \\ 4 & 5 & 7 & 8 \\ 5 & 6 & 8 & 9 \end{bmatrix} = \begin{bmatrix} 1 & 2 & 3 & 4 \end{bmatrix}$$

Convert to matrix multiply using the **Toeplitz Matrix**

Strassen

- Reduce the complexity of matrix multiplication from $\Theta(N^3)$ to $\Theta(N^{2.807})$ by reducing multiplications



Comes at the price of reduced numerical stability and requires significantly more memory

Image Source: <http://www.stoimen.com/blog/2012/11/26/computer-algorithms-strassens-matrix-multiplication/>

Winograd 2D - F(2x2, 3x3)

- 1D Winograd is nested to make 2D Winograd

Filter	*	Input Fmap	=	Output Fmap																													
<table style="border-collapse: collapse; width: 100%;"> <tr><td style="padding: 2px 10px;">g₀₀</td><td style="padding: 2px 10px;">g₀₁</td><td style="padding: 2px 10px;">g₀₂</td></tr> <tr><td style="padding: 2px 10px;">g₁₀</td><td style="padding: 2px 10px;">g₁₁</td><td style="padding: 2px 10px;">g₁₂</td></tr> <tr><td style="padding: 2px 10px;">g₂₀</td><td style="padding: 2px 10px;">g₂₁</td><td style="padding: 2px 10px;">g₂₂</td></tr> </table>	g ₀₀	g ₀₁	g ₀₂	g ₁₀	g ₁₁	g ₁₂	g ₂₀	g ₂₁	g ₂₂		<table style="border-collapse: collapse; width: 100%;"> <tr><td style="padding: 2px 10px;">d₀₀</td><td style="padding: 2px 10px;">d₀₁</td><td style="padding: 2px 10px;">d₀₂</td><td style="padding: 2px 10px;">d₀₃</td></tr> <tr><td style="padding: 2px 10px;">d₁₀</td><td style="padding: 2px 10px;">d₁₁</td><td style="padding: 2px 10px;">d₁₂</td><td style="padding: 2px 10px;">d₁₃</td></tr> <tr><td style="padding: 2px 10px;">d₂₀</td><td style="padding: 2px 10px;">d₂₁</td><td style="padding: 2px 10px;">d₂₂</td><td style="padding: 2px 10px;">d₂₃</td></tr> <tr><td style="padding: 2px 10px;">d₃₀</td><td style="padding: 2px 10px;">d₃₁</td><td style="padding: 2px 10px;">d₃₂</td><td style="padding: 2px 10px;">d₃₃</td></tr> </table>	d ₀₀	d ₀₁	d ₀₂	d ₀₃	d ₁₀	d ₁₁	d ₁₂	d ₁₃	d ₂₀	d ₂₁	d ₂₂	d ₂₃	d ₃₀	d ₃₁	d ₃₂	d ₃₃		<table style="border-collapse: collapse; width: 100%;"> <tr><td style="padding: 2px 10px;">y₀₀</td><td style="padding: 2px 10px;">y₀₁</td></tr> <tr><td style="padding: 2px 10px;">y₁₀</td><td style="padding: 2px 10px;">y₁₁</td></tr> </table>	y ₀₀	y ₀₁	y ₁₀	y ₁₁
g ₀₀	g ₀₁	g ₀₂																															
g ₁₀	g ₁₁	g ₁₂																															
g ₂₀	g ₂₁	g ₂₂																															
d ₀₀	d ₀₁	d ₀₂	d ₀₃																														
d ₁₀	d ₁₁	d ₁₂	d ₁₃																														
d ₂₀	d ₂₁	d ₂₂	d ₂₃																														
d ₃₀	d ₃₁	d ₃₂	d ₃₃																														
y ₀₀	y ₀₁																																
y ₁₀	y ₁₁																																

Original: 36 multiplications

Winograd: 16 multiplications → 2.25 times reduction

Winograd Summary

- Winograd is an optimized computation for convolutions
- It can significantly reduce multiplies
 - For example, for 3x3 filter by 2.25X
- But, each filter size (and output size) is a different computation.


Tensorflow XLA




Section 2

HW Specialization

End of Dennard' scaling



Stagnation of performance



Domain-Specific Architectures

- **DSA Guidelines:**


- ① **Dedicated memories:** Use dedicated memories to minimize the distance over which data is moved.
- ② **Larger arithmetic unit:** Invest the resources saved from dropping advanced microarchitectural optimizations into more arithmetic units or bigger memories.
- ③ **Easy parallelism:** Use the easiest form of parallelism that matches the domain.
- ④ **Smaller data size:** Reduce data size and type to the simplest needed for the domain.
- ⑤ **Domain-specific language:** Use a domain-specific programming language to port code to the DSA.

Section 3


Accelerator Architectures

Highly-Parallel Compute Paradigms

Temporal Architecture (SIMD/SIMT)



Spatial Architecture (Dataflow Processing)




Memory Access is the Bottleneck

Memory Read

filter weight
fmap activation
partial sum

MAC*




Memory Write

updated partial sum

* multiply-and-accumulate


Memory Access is the Bottleneck



Worst Case: all memory R/W are **DRAM** accesses

- Example: AlexNet [NIPS 2012] has **724M** MACs
→ **2896M** DRAM accesses required

Leverage Local Memory for Data Reuse




Extra levels of local memory hierarchy
Smaller, but Faster and more Energy-Efficient

Types of Data Reuse in DNN


Convolutional Reuse

CONV layers only
(sliding window)



Reuse: **Activations**
Filter weights


Convolution (CONV) Layer



Types of Data Reuse in DNN

Convolutional Reuse


CONV layers only
(sliding window)



Reuse: **Activations**
Filter weights


Fmap Reuse

CONV and FC layers



Reuse: **Activations**


Convolution (CONV) Layer



Types of Data Reuse in DNN

Convolutional Reuse


CONV layers only
(sliding window)



Reuse: **Activations**
Filter weights

Fmap Reuse


CONV and FC layers



Reuse: **Activations**


Filter Reuse

CONV and FC layers
(batch size > 1)



Reuse: **Filter weights**

Convolution (CONV) Layer



Types of Data Reuse in DNN

Convolutional Reuse

CONV layers only
(sliding window)

Fmap Reuse

CONV and FC layers

Filter Reuse

CONV and FC layers
(batch size > 1)

If all data reuse is exploited, DRAM accesses in AlexNet can be reduced from **2896M** to **61M** (best case)

Reuse: **Activations**
Filter weights

Reuse: **Activations**

Reuse: **Filter weights**


Filters

Input Fmaps


2

2


Leverage Parallelism for Higher Performance





Leverage Parallelism for Spatial Data Reuse



Spatial Architecture for DNN




Multi-Level Low-Cost Data Access



Multi-Level Low-Cost Data Access


A **Dataflow** is required to maximally exploit **data reuse** with the **low-cost memory hierarchy** and **parallelism**



Dataflow Taxonomy

- **Output Stationary (OS)**
- **Weight Stationary (WS)**
- **Input Stationary (IS)**

Output Stationary (OS)




- **Minimize partial sum** R/W energy consumption
 - maximize local accumulation
- **Broadcast/Multicast filter weights** and **reuse activations** spatially across the PE array

Variants of Output Stationary

	OS_A	OS_B	OS_C
Parallel Output Region			
# Output Channels	Single	Multiple	Multiple
# Output Activations	Multiple	Multiple	Single
Notes	Targeting CONV layers		Targeting FC layers

Weight Stationary (WS)



- **Minimize weight** read energy consumption
 - maximize convolutional and filter reuse of weights
- **Broadcast activations** and **accumulate psums** spatially across the PE array.

WS Example: NVDLA (simplified)

Released Sept 29, 2017






Image Source: Nvidia

<http://nvdla.org>

WS Example: NVDLA (simplified)



Input Stationary (IS)



- **Minimize activation** read energy consumption
 - maximize convolutional and fmap reuse of activations
- **Unicast weights** and **accumulate psums** spatially across the PE array.

Summary of DNN Dataflows

- Minimizing **data movement** is the key to achieving high **energy efficiency** for DNN accelerators
- Dataflow taxonomy:
 - **Output Stationary**: minimize movement of **psums**
 - **Weight Stationary**: minimize movement of **weights**
 - **Input Stationary**: minimize movement of **inputs**
- **Loop nest** provides a compact way to describe various properties of a dataflow, e.g., data tiling in multi-level storage and spatial processing.

Section 4

Benchmarking

Metrics for DNN Hardware

- **Accuracy**
 - Quality of result for a given task
- **Throughput**
 - Analytics on high volume data
 - Real-time performance (e.g., video at 30 fps)
- **Latency**
 - For interactive applications (e.g., autonomous navigation)
- **Energy and Power**
 - Edge and embedded devices have limited battery capacity
 - Data centers have stringent power ceilings due to cooling costs
- **Hardware Cost**
 - \$\$\$

Metrics for DNN Hardware

- **Accuracy**
 - Difficulty of dataset and/or task should be considered
- **Throughput**
 - Number of cores (include utilization along with peak performance)
 - Runtime for running specific DNN models
- **Latency**
 - Include batch size used in evaluation
- **Energy and Power**
 - Power consumption for running specific DNN models
 - Include external memory access
- **Hardware Cost**
 - On-chip storage, number of cores, chip area + process technology

Comprehensive Coverage

- **All metrics** should be reported for fair evaluation of design tradeoffs
- Examples of what can happen if certain metric is omitted:
 - **Without the accuracy given for a specific dataset and task**, one could run a simple DNN and claim low power, high throughput, and low cost – however, the processor might not be usable for a meaningful task
 - **Without reporting the off-chip bandwidth**, one could build a processor with only multipliers and claim low cost, high throughput, high accuracy, and low chip power – however, when evaluating system power, the off-chip memory access would be substantial

Evaluation Process

The evaluation process for whether a DNN system is a viable solution for a given application might go as follows:

1. **Accuracy** determines if it can perform the given task
2. **Latency and throughput** determine if it can run fast enough and in real-time
3. **Energy and power consumption** will primarily dictate the form factor of the device where the processing can operate
4. **Cost**, which is primarily dictated by the chip area, determines how much one would pay for this solution

MLCommons


- What is MLCommons?
 - A global community (industry & academia) born from MLPerf benchmark effort

Founding Members




ML Commons Mission

- Better ML for Everyone



MLPerf Training - divisions

Two divisions with different model restrictions



Closed division: specific model e.g. ResNet v1.5 → direct comparisons

Open division: any model → innovation


MLPerf Training - Metrics

Metric: time-to-train

Alternative is throughput
Easy / cheap to measure

But can increase throughput
at cost of total time to train!

Time-to-train (end-to-end)
Time to solution!
Computationally expensive
High variance
Least bad choice




MLPerf Training - Workloads

MLPerf v1.0 Training Workloads

Use Case	Neural Network
Vision	ResNet-50 v1.5
	SSD ResNet-34
	Mask R-CNN
	3D UNET
Speech	RNN-T
Language	BERT Large
Commerce	DLRM
Research	Mini-Go


MLPerf Inference

MLPerf inference definition



Submission division	Closed	Open
Inference	Strict rules Apples-to-apples ML system comparison	Permissive rules Better models than reference
MLPerf benchmarking scope: ML systems (HW + SW)		

MLPerf Inference - divisions




MLPerf Inference - Scenarios

Four **scenarios** to handle different use cases




Single stream

(e.g. cell phone augmented vision)




Multiple stream

(e.g. multiple camera driving assistance)



Server

(e.g. translation app)



Offline

(e.g. photo sorting app)

MLPerf Inference - Workloads

MLPerf Inference v1.0 Workloads

Datacenter / Edge Inference

Use Case	Reference Network
Image Classifier	ResNet-50 v1.5
Object detector (large)	SSD ResNet-34
Object detector (small)	SSD MobileNet v1 (edge only)
3D medical imaging	3D UNET
Speech-to-text	RNN-T
NLP / Q&A	BERT Large
Recommendation	DLRM (datacenter only)

Data Center: Offline and Server scenario

Edge: Single Stream, Offline, (deprecating Multi-Stream)


Mobile Inference

Use Case	Reference Network
Image Classifier	MobileNetEdge
Object Detector	MobileDet
Image Segmentation	DeepLab v3
NLP / Q&A	Mobile-BERT

Mobile: Single Stream, and Offline scenario


TinyMLPerf

Filling the Need



TinyMLPerf - Challenges


- Constrained Device
- No OS or Standard Libraries
- Heterogeneity
- Nascent Field



TinyMLPerf - Benchmarks

Four Benchmarks

Keyword Spotting



Warden, Pete. "Speech commands: A dataset for limited-vocabulary speech recognition." *arXiv preprint arXiv:1804.03209* (2018).

Visual Wake Words




(a) 'Person'



(b) 'Not-person'

Chowdhery, Aakanksha, et al. "Visual wake words dataset." *arXiv preprint arXiv:1806.03727* (2018).

Anomaly Detection



Purchit, Harsh, et al. "MIMD dataset: Sound dataset for malfunctioning industrial machine investigation and inspection." *arXiv preprint arXiv:1909.09347* (2019).


Tiny Image Classification




Krizhevsky, Alex, and Geoffrey Hinton. "Learning multiple layers of features from tiny images." (2009). 7.

Google Edge TPU

- Weight-stationary systolic architecture from Google
- Edge TPU smaller version than original Cloud TPU




Google TPU - mull-add cell



Google TPU - Three input neuron


Clk	X0	X1	B	X2	U	D	A	C	Out
0			?		?	?	?	?	?
1						?		?	?
2									?
3									
4									
5									
6									




$$\text{Out} = X0W00 + X1W01 + X2W02 + \text{Bias}$$

Google TPU - systolic array


Clk	X0	X1	B	X2	U	D	A	C	K	L	Out0	M	Out1	Out2
0			?		?	?	?	?	?	?	?	?	?	?
1						?	?	?	?	?	?	?	?	?
2							?	?	?	?	?	?	?	?
3								?	?	?	?	?	?	?
4									?	?	?	?	?	?
5										?	?	?	?	?
6											?	?	?	?



Google TPU - systolic array (Google schematic)



Google Cloud TPU - architecture



Other case studies (next lecture)

- Mobile
 - Apple Neural Engine - Group 6
 - Some apple competitors (Huawei, Samsung, ...) - Group 5
- Embedded devices
 - ARM AI products with emphasis on Ethos NPUs - Group 4
 - Some Chinese accelerator - Group 3
- Autonomous vehicles
 - NVIDIA boards & accelerators (DLA, GPU, ...) - Group 2
 - Tesla FSD - Group 1

Work to do

- Live or recorded presentation:
 - Main features
 - Architecture
 - How the architecture follow the guidelines for DSA
 - Some metrics (performance, power, etc.)
 - Products were the accelerator is employed
- Short document (2-3 pages) summarizing this information and giving relevant references.